Define WR clk IR_WR[15..0] src1[15..0] src2[15..0] |     
          C_Enable RegSel[0..2] CBus[15..0];


Endef;